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I. INTRODUCTION
The monthly letters to date and the first quarterly report give a
detailed theoretical analysis of the charge storage behavior of an MI a I 1 S device,
as well as the results of certain qualitative experiments. In the present
quarterly report we include the results of several experiments, in particular
J-E curves, which substantiate the theory. We will show that it is possible
to predict the relationship between the applied bias to a device and the charge
stored in the device (hereafter referred to as bias-storage curves). From the
same data we can also quantitatively establish the charging and discharging
times. These three pieces of information characterize the memory behavior of
t
the MIs I l S device.
	
^Y	 Finally, an analysis of the MI 2 I 1 S equivalent circuit is given, show-
ing that with the use of a properly designed analog computer, one can extract a
	
s.:	 representation of the charging current transient. Equipment is now being checked
out which will provide a visual display of this function.
II. J-E CURVE PREDICTION OF MEMORY CHARACTERISTICS
In order to determine the J -E characteristics of each layer of a two
insulator device separately, a sample similar to that shown in Fig. 1 was pre-
pared. A 10 0-cm n-type silicon wafer was chemically cleaned and placed in the
boat in the reactor tube. The reactor was brought u to 900 0C and a layer of9	 P	 Y
silicon nitride approximately 1000 A thick was deposited. This layer was
"pure" silicon nitride formed by the pyrolysis of extremely pure ammonia and
I
r
I
,trode
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FIG. 1 Schematic representation of device fabrication.
1:	 r
silane with less than 2 ppm of oxygen. Since there was no deliberate injection
of 02 , or compounds of Oa, the film is designated M. The 0%, or pure silicon
nitride, is characterized by a 12 µ IR absorption, a dielectric constant of about
7, an etch rate in buffered HF of about 10 A/min, and a low insulation resistance.
After this deposition, the silicon wafer was removed from the reactor
tube and the silicon nitride was chemically etched away over an area covering
about one third of the wafer. The rest of the surface was masked with black
wax. The sample, with the wax removed, was then placed in the reactor again
and another layer deposited. This time the film was about 850 A thick. During
deposition N2 0 was injected at a rate of 15% of the overall flow rate, forming
an oxynitride (designated 15%) with an IR absorption of 10.6 µ, a dielectric con-
siant of about 5, an etch rate in buffered HF of about 150 k/min, and an insula-
tion resistance considerably higher than the 0%-film. After deposition the
slice was removed and a portion of the 15%-film was removed, leaving the 0%-
film beneath intact (see Fig. 1).
This procedure resulted in separate layers of different conductivity
films as well as a composite film. Aluminum dots of 10 mil diameter were'evapora-
ted through a contact mask. Then the slice was diced and the individual capa-
citors mounted on headers. Voltage vs current plots were taken on these samples
using a Cary Vibrating-Reed Electrometer Model 31. The volage was applied with
a battery supply, and before each current reading was taken, enough time was
allowed to elapse so that the current became stable with time. So far, curves
have been taken only with a positive bias on the gate electrode. For the n-type
substrate we are using, the positive bias on the gate electrode results in an
accumulation layer of electrons.
f
^r
r
f
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r
r	 Now these individual J-E curves and the respective dielectric constants
,t
r
j
completely characterize the two materials used in fabricating the two insulatoz
layer device shown in Fig. 1. From this information, and from the known thickness
of the layers,it is possible to predict or estimate the three parameters that
describe the memory type behavior of this device, i.e., the bias-storage curve,
the charging time for a given charge, and the discharge time for a given stored
charge. The bias-storage curve is simply the relationship between the voltage
applied to the MI2 I j S device and the charge stored at the interface between the
two insulators. The latter quantity we express as a flatband voltage, that is,
the applied voltage necessary to cause the field at the semiconductor-insulator
interface to go to zero. This expression, derived in the first quarterly report,
is
VFB = eN1 (xo-xl ) / C2
where eNI is the stored charge in C/cm2 , e2 is the dielectric constant of the
top layer (I2 ), and xo-xl is defined by Fig. 1. VFB is a convenient measure of
the stored charge since it is approximately equal to the voltage necessary to
turn on a field effect transistor whose gate is a MI 2 I 1 S structure with stored
charge eNI.
Now to predict the Vappl vs VFB relationship we proceed as follows.
The condition for the equilibrium situation in the device is that the voltage be
applied for a long enough time for all displacement currents to vanish. Initially,
when a voltage is applied, the following continuity condition holds
dDl
- 3 -
tHowever, when sufficient charge builds up at the interface between 1 1 and I2,
dDa 	 dDl
 = 0 and
J = .11 = J2-
If ,j flows in an insulating film, then the field in the film, E, must be given
by the J-E curve for the material. Therefore, for any steady-state current
flowing through both films, the existing fields in the films, E 1 and Ea, may
be determined from the I-E plots in Fig. 2. We may therefore take sets of E1
and Ea for successively higher values of steady state current and from these sets
construct the Vappl vs VFB relationship. For a given set Elf , Eaf , the accumulat-
ed charge is
aaEa f - 61E1 f = eNIf
t
c
from which VFB = eNIf (xo
 - xl) /e2• The Vappl corresponding to this set is ,just
Vappl = E
a f (xo - xl ) + El
 fxl .
These calculations can be made for successive sets of E lf and E 2 until the com-
plete Vappl vs VFB plot is constructed.
In Fig. 3, we show the calculated end experimental bias-storage curves
for the combined layers, and in Fig. 4 we show the experimental curves for the
individual layers. A few words of explanation are in order for these graphs.
First, the positive bias and negative bias curves were taken on separate capa-
citors for all three configurations (MI 1 S, MIa S, MI 2 I 1 S), and since there were
variations in the initial C-V offset voltage, there is a slight discontinuity at
- 4 -
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FIG. 3 Storage-bias curves for MI 2I 1S device.
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FIG. 4 Storage-bias curves for separate layers I l and I 2 .
the V=0 line. First, consider the effect on VFB of a positive bias. Both
single layer samples (Fig. 4) exhibit a negative charge storage (positive VFB)
not considerably different from that of the composite layer (Fig. 3). Some
storage effects in single layers of silicon nitride are to be expected because
there is an observable gradation of certain nitride properties near the inter-
face; in particular,	 the etch rate increases, implying the possibility of a
silicon-rich nitride layer with a higher conductance than that of the remaining
film.	 However, for a positive Vappl , the combination film (Fig. 3) does not
show significantly more storage than the individual layers.	 At present, this
however,	 isphenomenon is still unexplained.	 For a negative applied bias,	 thereP	 g
a pronounced difference between the combined layer and the single layers, indi-
eating charge storage at the interface between I l and Ia .	 (The calculated curve
showing this charge is also shown in Fig. 3.)	 This was determined as previously
described and then corrected by adding to the combined layer VFBf'the 
VFBf 
that had
Ii,	 El .	 Thebeen determined experimentally for the layer 	 using the appropriate
agreement with the experimental curve is fair, considering the approximations
r
F` and assumptions that were made. 	 The fact that the J-E curves were taken with a
positive bias and the charge storage measurements were made with a negative bias
may lead to some discrepancy, since we are neglecting the space charge effects
mentioned earlier and also since there could be interface injection effects that
depend on polarity.
Another experiment was performed independently to determine the loca-
tion of the stored charge in the double layer system. This work involved storing
charge in the system by application of a large negative bias, thinning the sample
in steps by etching, and then measuring the C-V offset (VFB ) after each step.
A control sample was also biased so that any decay effects with time could be
-5-
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accounted for. Figure 5 shows a plot of VFB measured vs the total thickness
xo of the dielectric. It is evident that a distinct change in slope occurs at
a distance from the silicon that is equal to the thickness of the layer I 1 . This
change in slope indicates that the charge stored at the I 1 -I 2 interface was local-
ized, and therefore could be removed in one etching step. Thus the assumed
distribution has, at most, a width of the thickness of this step, or about
200 A. This justifies the simple delta function distribution of stored charge
used in the development of the theory. Assuming a charge density eN I at the
interface of I 1 and I 2 and a charge density of Nss at I 1 and the silicon, the
relations between 
VFB 
and xo and xl are given by
V = eN (x - x	 s + eN	 a xl + e 1 (x - x1 )]/e 2 for
	
FB	 I o
	 1 )/ 2	 ssC 2	 0	 1 e
xo>x
and
VFB = eN
ssxo/e l , for x  < x.
The slope MI is the differential dVFB/dxo of the first expression, the slope Mss
that of the second. In terms of the slopes MI and Mss , the ratio of the stored
charges becomes
NI	 M2 e2 - Ml E1	 M2 - Ml
IM
Ns s 	 Ml E1	 Ml	 5.
Approximately the same estimate is obtained from the storage-bias curves.
It is appropriate now to discuss the subject of charging and dis-
charging times. It is in this area that the essence of the memory behavior
requirements must be met, i . e., a rapid charge time and a slow discharge time.
These requirements are met by using materials with appropriately non-
linear J-E characteristics such as displayed in Fig. 2. We can estimate the
charging time as follows:
- 6 -
i(	 VFB
t
1
First, we assume that there is negligible series resistance in the
charging circuit, so that at the application of a voltage V appl , the external capa-
citor plates are fully charged before internal charging begins. At t = o, no
charge has accumulated at the interface so that the initial fields Eli and E2i
are given by the conditions
62 E2i - 
6l Eli	 0,
and
E2 i (xo - xl ) + El xl = Vappl .
Ij	 Solving for Eli and Eli gives
92VapplE	 =
1 1 (x0 - Xl )e 1  + 62 x1
e V
1 (x0 - x  ) e1Pp162 xl
For Vappl = 100 v, and using the appropriate parameters for the devices,
Eli = 5.81 x 106 and Eli = 6.98 X 106 .	 These values are shown in Fig. 2.
Immediately after t = o, charge will begin to build up such that j l and E1 will
decrease as given by the J-E curve for I 1 , andj 2 and E. will increase according
to the J-E curve for I 2 Finally, the two currents will become equal so that
=	 j	 =	 (Elf) = j 2 (E2 f). Now according to the equation of continuity,
dD2 dDl 	d (eN I )
dt dt	 dt	 ^1	 j2
AeNI 	 e. AVFB
At =
	 _	 '
J 2-i l	 (X0—X1) (j 2 - j l)
- 7 -
t
To calculate At as a function of stored charge increment, we must know over
what range Eli and 
Eai 
change to give 4VFB . Then the appropriate j l and j a may
`	 be estimated from the experimental J-E curves. We assume a DE, and from this
calculate a new El , a new E2 , and therefore, a AV FB* Then we repeat the process
and calculate At as a function of A V 
FB 
from the last expression. The results
of such a calculation, along with experimental points, are shown in Fig. 6.
The initial VFB for this curve is 17.5 v. The agreement is excellent.
Estimating the decay or discharge time presents somewhat more
difficulty. Immediately after the removal of the applied voltage V appl , the
fields E	 n newand E take o	 values E and E	 depending on eN and on thel	 2	 ld	 2d^	 P	 g	 I
conductance laws. The instantaneous values of 
Eld 
and E2 d 
after the removal of
Vappl and before discharge conduction starts are given by
-eN (x -x
l 	 FB
)	 -V e2
_E	 I oi d — e2 x  + (x0-Xl)
	
C2 xi + (xo -Xl ) el
eNIxl 	VFBe2 xl / (x ,^-xt )
E2 d	 62 xl + (X0-Xl ) e l	 e2 Xl + (X0-Xl )G 1
The values have been calculated from the eN I due to an applied voltage of 100 V,
and are shown in Fig. 2 (E l is negative, but it is plotted on Fig. 2, and it is
assumed that the J-E curves are symmetrical). The stored charge eN I effectively
will now be shared by two capacitors in parallel with the charges on one capa-
citor given by e l Eld , and on the other by e2E2d' They will dissipate via currents
j l
 and j 21 which are, of course, interdependent. With these instantaneous fields
established after the removal of V appl , the instantaneous currents are jl(Eld)
and j 2 (Ea d ). A rough estimate of the time to reduce VFB to VFB /2 is given by
t	 - 6 -
t
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FIG. 6 Charging time vs VFB (for VaPP1 = 100 V).
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E
pt = jlBdy
	
80 min.i (El
 )
Since j i (El ) >> j a (Ea ) this will be the controlling mechanism. (This calculation,
of course, assumes a charge removal only by conduction processes. See the first
quarterly report for discussion of other possibilities.)
The experimental discharge curve is given in Fig. 7, covering a range
up to 30 minutes. In this time period, VFB loses about one third of its value,
agreeing qualititatively with predictions that the charge across I. decays to
half its value in 80 minutes.
III. AN EQUIVALENT CIRCUIT OF THE MI a I l S CAPACITOR WITH CHARGE STORAGE
Theh sical structure of an MIa I i S capacitor is shown in Fig. 8. TheP Y
unique feature of this structure is that the rates of charge flow through these
insulators are not equal. With an external bias it is therefore possible to
accumulate excess charge at the interface between the two insulators.
This charging process may be represented by the equivalent electrical
circuit shown in Fig
	 P. 9. The capacitors C and C represent those of the first1	 a
and second insulators, respectively. The different rates of charge flow through
insulators 1  and Ia . It is also evident that several additional elements have
been included in this generalized equivalent circuit. The capacitor CSc is the
n
space charge capacitance associated with a depletion layer in the semiconductor.
1	 The resistor R has been added in series with the MI a I l S capacitor so that the
net charging current i can be observed via a probe with an input capacitance of
Co.
In the present form, the charging terms i t and is cannot be separated.
It is necessary to construct a device in which only one of the charging terms is
j
FIG. 7 Decay of V FB with time.
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FIG. 8 Physical structure of MI 2I 1S capacitor.
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FIG. 9 Complete electrical equivalent circuit of MI 2I 1 S capacitor.
rdominant, e.g.,	 i l .	 The non-linear capacitor C SC may also be eliminated by
charging the device so that the semiconductor surface is accumulated and thus
behaves as a metal plate.	 If these two conditions are achieved then the equi-
valent circuit shown in Fig.	 10 is applicable.
In this form it is possible to solve for i t and vl as functions of
time in terms of the measurable node voltage v. 	 The circuit equation is as
follows: C
let C1 =	
1^a
1	
Ca
I
Then, for t ^t 0,
d	 1	 j = v_ +	 av
	
CIdt^Ya+Cif i
l dt - v	
R Codt'
From this equation i t may be found to be,
i = C	 (1 + C
o) dv + v
	
- dVappl
	 (1)
i	 i	
_C	 dt	 RC I 	d 
The voltage across insulator I 1 is,
	
vl = C1 Sidt - 1 f i l dt.	 (2)
i	 1
In terms of the circuit elements and the measurable parameter v, this becomes,
	
C	 C
vl =-R( C l -^ )f vdt- (1+C—o- -)v+Vappl'
	
(3)
I	 I	 I	 1
The capacitances C1 and Ca may be determined from the device geometry. All that
is necessary to display the charging current and voltage is an analog computer
that will perform the indicated mathematical operations.
t
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FIG. 10 Simplified electrical equivalent
circuit of MI2I 1S capacitor.
V
R
	
Co
r
t
:c
IV. AN ANALOG SOLUTION FOR TRANSIENT CURRENT it
A system using wide -band operational amplifiers has been designed that
will solve the differential equations for i t and vi and display them visually on
a CRT. This system is shown in Fig. 11.
A generalized operational amplifier arrangement is shown in Fig. 12.
The output voltage, Vo , is related to both inputs, V 1 and V. by the equation,
V = -VZ Zf
Z 2	 Zl
+V1 Zg	 (1+Zf),
Zg	 Z2
provided the open loop gain of the amplifier, A, is very large.
The following discussion will outline the functions performed by each
amplifier in the analog solution shown in Sketch 3. The first amplifier in the
diagram is an input stage that senses the voltage, v, in the test circuit of
Fig. 10. The input impedance of this stage is 33 me ohms in parallel with 69	 P	 P	 9	 9	 P
picofarads. Therefore, the input resistance presents a negligible load on
the test circuit, but the input capacitance is comparable to that of the device.
This capacitance is included in the test circuit as C o . The output of the first
stage is
R
vA = (1 + R2 )v,
i
R2
 and R1 may be chosen so as to amplify the signal. This may be desirable
since the remaining operations to be performed will then be immune to noise
(4)
considerations.
The resnonse of the circuit that is generating i t is given by the
following expressions:
R	 R2	 R R	 R	 R
vc = -
 
 R ( 1 +R ) J vdt+RR (1+ R ) v+R9Va6	 1	 8 3	 1	 7
- 11 -
^pAh,
(6)
1
R4 CA
	
R9
FIG. 11 Analog solution for i 1 and v  .
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FIG. 12 Generalized operational amplifier.
The form of Eq. (6) is equivalent to that of v l . Again, as for the expression
for -i l , these coefficients may be adjusted to give any multiple of vi.
This analog computer has been assembled with elements that generateP
-200 i t and 2v1 . The voltage Vappl will be supplied by a function generator that
controls the response time. The complete system is in the process of being ad-
justed and checked out.
V. SUMMARY
In conclusion, we find that the memory properties of the MIaIlS
structure depend entirely on the electrical conductivity properties of the
:	 separate insulating layers and on their dielectric constant and thickness.
In addition, we have shown that by proper circuit design, it will be possible
to display a dynamic I-V curve for a composite device.	 This will be useful
for comparison with the static curves.	 In the following months, we intend
to accumulate extensive data on an entire series of oxynitride, from which the
memory characteristics may be optimized, and put into operation the special
analog computer.
F
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NEW TECHNOLOGY APPENDIX
Utilization of Two Modifications of Silicon Nitride
in the Formation of Memory Structures
On pages 1 and 2 of this report, the two layers of different
conductivity required by the memory device theory were both formed from
silicon nitride. The layer of high conductivity was fabricated from
silicon nitride containing no oxygen, the layer of lower conductivity
was fabricated from silicon nitride formed in the presence of 15% Na0
during deposition.
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